Device Structure
% }8 r( M0 J, N: E◆ CMOS image sensor
2 d9 p; I' y. w) o◆ Image size Diagonal 11.1 mm (Type 2/3) Approx. 5.07 M pixels All-pixel Diagonal 7.7 mm (Type 1/2.35) Approx. 2.11 M pixels 1080p-Full HD 7 m) c* z: P; B1 b5 D3 f
◆ Total number of pixels 2464 (H) × 2066 (V) Approx. 5.09 M pixels ; u4 v+ Y% h$ s- q4 ^6 b1 j( B
◆ Number of effective pixels 2464 (H) × 2056 (V) Approx. 5.07 M pixels % Y' w( p/ R- C+ Y+ l
◆ Number of active pixels 2464 (H) × 2056 (V) Approx. 5.07 M pixels 7 m6 }. ~1 h) W9 ~7 f: I
◆ Number of recommended recording pixels 2448 (H) × 2048 (V) Approx. 5.01 M pixels All-pixel 1920 (H) × 1080 (V) Approx. 2.07 M pixels 1080p-Full HD
# ~; g: a$ q4 Z% }% }( ]◆ Unit cell size 3.45 µm (H) × 3.45 µm (V)
8 }7 o% X: o D" X" f- g◆ Optical black Horizontal (H) direction: Front 0 pixels, rear 0 pixels Vertical (V) direction: Front 10 pixels, rear 0 pixels
4 k4 ~! h7 A# b& P+ W7 g" G: f◆ Substrate material Silicon
- a# H' l+ f0 C' n6 c j6 t( S+ |& P. x5 a* b4 a+ p8 ~. H
( E3 ?' n1 y+ w5 B4 P4 C9 K$ k6 U, mFeatures - e, o8 D" B' r% n
◆ CMOS active pixel type dots 1 A% S) k* T! a- C, Z
◆ Built-in timing adjustment circuit, H/V driver and serial communication circuit
' ~! i2 @& T. L, l/ a◆ Global shutter function : D! i. K( E( _" s v4 h
◆ Input frequency 37.125 MHz / 74.25 MHz / 54MHz 7 E' L0 S+ @0 Y8 b, q! {
◆ Number of recommended recording pixels: 2448 (H) × 2048 (V) approx. 5.01 M pixels 3 Z8 \# L2 A) p
Readout mode / f) }$ W# x5 C% i9 m; A
All-pixel scan mode 3 b/ k. b; y4 x' @8 }! t
1080p-Full HD readout mode
* o/ a% J7 o, [1 J8 _1 GVertical / Horizontal 1 / 2 Subsampling mode , j1 q4 r7 A9 ^% m9 x0 ]% H, M
Vertical 2-pixel FD Binning mode ROI mode * m5 C, z+ e0 Z! e; o) _* W
Vertical / Horizontal‐Normal / Inverted readout mode & [7 s! J/ q" Y$ t+ P
◆ Readout rate
) P7 h) y1 g* WMaximum frame rate in & z6 ]; J) w% X. G/ Q. C4 I O* D
All-pixel scan mode: 8 bit 163.4 frame/s, 10 bit:144.7 frame/s, 12 bit:89.5 frame/s 4 ]0 u2 h0 z6 ?( u
◆ Variable-speed shutter function (resolution 1 H units)
4 z$ f& B" p" K$ U# b◆ 8-bit / 10-bit / 12-bit A/D converter
2 Y/ c% O2 ?. K% s: _$ ~! c0 H◆ CDS / PGA function 0 dB to 24 dB: Analog Gain (0.1 dB step) 24.1 dB to 48 dB: Analog Gain: 24 dB + Digital Gain: 0.1 dB to 24 dB (0.1 dB step)
! Z- w9 ~4 ^: b0 U2 F8 r◆ I/O interface Low voltage LVDS (150 mVp-p) serial (4 ch / 8 ch / 16ch switching) DDR output 4 `1 m* D( V6 A1 `$ ]/ t
◆ Recommended lens F number: 2.8 or more (Close side) * |5 w- S7 V" t
◆ Recommended exit pupil distance: –100 mm to –∞& k+ Y' y9 ?& E" u2 s# C
1 N8 x3 X, I. w3 S
|
|Shenzhen Lianshi Electronics Co., Ltd
( 粤ICP备13003189号 )
发表于 2022-3-29 21:22:13